Introduction
An asynchronous FIFO refers to a FIFO design where data values are written sequentially into a FIFO buffer using one clock domain, and the data values are sequentially read from the same FIFO buffer using another clock domain, where the two clock domains are asynchronous to each other. One common technique for designing an asynchronyous FIFO is to use Gray code pointers that are synchronized into the opposite clock domain before generating synchronous FIFO full or empty status signals. An interesting and different approach to FIFO full and empty generation is to do an asynchronous comparison of the pointers and then asynchronously set the full or empty status bits.This paper discusses the FIFO design style with asyn-chronous pointer comparison and asynchronous full and empty generation. Important details relating to this style of asynchronous FIFO design are included. The FIFO style implemented in this paper uses efficient Gray code counters, whose implementation is described in the next section.
II. Gray Code Counter
One Gray code counter style uses a single set of flip-flops as the Gray code register with accompanying Gray-to binary conversion, binary increment, and binary-to-Gray conversion. A second Gray code counter style, the one described in this paper, uses two sets of registers, one a binary counter and a second to capture a binaryto-Gray converted value. The intent of this Gray code counter is to utilize the binary carry structure, simplify the Gray-to-binary conversion; reduce combinational logic, and increase the upper frequency limit of the Gray code counter. The binary counter conditionally increments the binary value, which is passed to both the inputs of the binary counter as the next-binary-count value, and is also passed to the simple binary-to-Gray conversion logic, consisting of one 2-input XOR gate per bit position. The converted binary value is the next Gray-count value and drives the Gray code register inputs. Fig:1 shows the block diagram for an n-bit Gray code counter. This implementation requires twice the number of flip-flops, but reduces the combinatorial logic and can operate at a higher frequency. In FPGA designs, availability of extra flip-flops is rarely a problem since FPGAs typically contain far more flip-flops than any design will ever use. In FPGA designs, reducing the amount of combinational logic frequently translates into significant improvements in speed. The ptr output of the block diagram in figure. 1is an n-bit Gray code pointer.
III. Full & Empty Detection
There are two problems with the generation of full and empty First, both full and empty are indicated by the fact that the read and write pointers are identical. Therefore, something else has to distinguish between full and empty. One known solution to this problem appends an extra bit to both pointers and then compares the extra bit for equality (for FIFO empty) or inequality (for FIFO full), alongwith equality of the other read and write pointer bits.
Another solution divides the address space into four quadrants and decodes the two MSBs of the two counters to determine whether the FIFO was going full or going empty at the time the two pointers became equal. When the FIFO is reset the direction latch is also cleared to indicate that the FIFO "is going empty" (actually, it is empty when both pointers are reset). Setting and resetting the direction the direction latch eliminates the ambiguity of the address identity decoder.
IV. First In First Out [Fifo]
This FIFO implementation synchronizes the pointers from one clock domain to another before generating full and empty flags. The FIFO style provides asynchronous comparison between Gray code pointers to generate an asynchronous control signal to set and reset the full and empty flip-flops. The block diagram for FIFO is shown in Fig: 5 . 
Asynchronous generation of full and empty
In the async_cmp shown in Fig: 6 , aempty_n and afull_n are the asynchronously decoded signals. The aempty_n signal is asserted on the rising edge of an rclk, but is de-asserted on the rising edge of a wclk. Similarly, the afull_n signal is asserted on a wclk and removed on an rclk. The empty signal will be used to stop the next read operation, and the leading edge of aempty_n is properly synchronous with the read clock, but the trailing edge needs to be synchronized to the read clock. This is done in a two-stage synchronizer that generates rempty. The wfull signal is generated in the symmetrically equivalent way. 
Resetting the FIFO
The first FIFO event of interest takes place on a FIFO-reset operation. When the FIFO is reset, four important things happen within the async_cmp module and ac-companying full and empty synchronizers of the wptr_full and rptr_empty modules (the connections between the async_cmp, wptr_full and rptr_empty modules are shown in Fig 7. 1. The reset signal directly clears the wfull flag. The rempty flag is not cleared by a reset. 2. The reset signal clears both FIFO pointers, so the pointer comparator asserts that the pointers are equal. 3. The reset clears the direction bit. 4. With the pointers equal and the direction bit cleared, the aempty_n bit is asserted, which presets the rempty flag.
FIFO writes & FIFO full
The second FIFO operational event of interest takes place when a FIFO-write operation takes place and the wptr is incremented. At this point, the FIFO pointers are no longer equal so the aempty_n signal is deasserted, releasing the preset control of the rempty flip-flops. After two rising edges on rclk, the FIFO will deassert the rempty signal. Because the de-assertion of aempty_n happens on a rising wclk and because the rempty signal is clocked by the rclk, the two-flip-flop synchronizer as shown in Fig: 8 are required to remove metastability that could be generated by the first rempty flip-flop. The second FIFO operational event of interest takes place when the wptr increments into the next Gray code quadrant beyond the rptr. The direction bit is cleared. 
FIFO reads & FIFO empty
when the rptr increments into the next Gray code quadrant beyond the wptr. The direction bit is again set (but it was already set).when the rptr is within one quadrant of catching up to the wptr. At this instant, the dirrst bit of Fig 6 is asserted high, which clears the dire-ction bit. This means that the direction bit is cleared long before the FIFO is empty and is not timing critical to assertion of the aempty_n signal. When the rptr catches up to the wptr (and the direction bit is zero). The aempty_n signal presets the rempty flip-flops. The aempty_n signal is asserted on a FIFO-read operation and is synchronous to the rising edge of the rclk; therefore, asserting empty is synchronous to the rclk.
Finally, when a FIFO-write operation takes place and the wptr is incremented. At this point, the FIFO pointers are no longer equal so the aempty_n signal is de-asserted, releasing the preset control of the rempty flip-flops. After two rising edges on rclk, the FIFO will de-assert the rempty signal. Because the de-assertion of aempty_n happens on a rising wclk and because the rempty signal is clocked by the rclk, the two-flip-flop synchronizer.
Full and Empty critical timing paths
Using the asynchronous comparison technique described in this paper, there are critical timing paths associated with the generation of both the rempty and wfull signals. The rempty critical timing path, shown in Fig :9 , consists of (1) the rclk-to-q incrementing of the rptr, (2) comparison logic of the rptr to the wptr, (3) combining the comparator output with the direction latch output to Generate the aempty_n signal, (4) presetting the rempty signal, (5) any logic that is driven by the rempty signal, and (6) 
VI. Conclusion
This paper describes an efficient technique to implement a high-speed asynchronous FIFO, using dualport RAMs addressed by Gray counters this design uses an asynchronous comparator for detecting full and empty status. The technique described implements an asynchronous assertion of the full and empty flags that requires more effort to analyze for static timing verification. The technique described also does not have registered full and empty status flags, so care must be taken to insure that the generation of these flags meets the required timing to recognize assertion of full and empty in the rest of the system.
